Effective FPGA debug for high-level synthesis generated circuits.

Jeffrey B. Goeders Steven J. E. Wilton

Published in: FPL (2014)

Keyphrases

high level synthesis
parallel architecture
high speed
image processing
bayesian networks
higher order
low cost
hardware implementation