Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing.

Xiaoheng Chen Jingyu Kang Shu Lin Venkatesh Akella

Published in: DATE (2009)

Keyphrases

ldpc codes
error correction
decoding algorithm
feature vectors
message passing
rate allocation
low density parity check
motion estimation
end to end