Login / Signup

A CMOS 5.4/3.24Gbps dual-rate clock and data recovery design for DisplayPort v1.2.

Jae-Wook YooTae-Ho KimDong-Kyun KimJin-Ku Kang
Published in: SoCC (2010)
Keyphrases