Login / Signup
An FPGA-Based Application-Specific Processor for Efficient Reduction of Multiple Variable-Length Floating-Point Data Sets.
Gerald R. Morris
Viktor K. Prasanna
Richard D. Anderson
Published in:
ASAP (2006)
Keyphrases
</>
application specific
instruction set
variable length
floating point
computation intensive
general purpose
fixed length
high bandwidth
floating point arithmetic
file system
n gram
spatio temporal
relational databases
feature selection
bitstream
fixed point
parallel architectures
query processing
bayesian networks