Login / Signup
Efficient Design of ADC BIST with an Analog Ramp Signal Generation and Digital Error Estimation.
Senthil Sivakumar
S. P. Joy Vasantha Rani
Published in:
J. Circuits Syst. Comput. (2019)
Keyphrases
</>
sigma delta
error estimation
analog to digital converter
circuit design
signal processing
delta sigma
case study
user interface
image sensor
data conversion
data mining
model selection
frequency domain
error analysis
digital computer
printed circuit