Login / Signup
Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators.
Salim Ullah
Semeen Rehman
Bharath Srinivas Prabakaran
Florian Kriebel
Muhammad Abdullah Hanif
Muhammad Shafique
Akash Kumar
Published in:
DAC (2018)
Keyphrases
</>
low latency
high throughput
high bandwidth
high speed
virtual machine
massive scale
highly efficient
real time
stream processing
data sets
power consumption
application specific
continuous query processing
databases
efficient implementation