Login / Signup

High performance test generation for accurate defect models in CMOS gate array technology.

Hector R. SucarSusheel J. ChandraDavid J. Wharton
Published in: ICCAD (1989)
Keyphrases
  • gate array
  • test generation
  • low power
  • high speed
  • case study
  • high quality
  • low cost
  • real time
  • data sets
  • databases
  • xml documents
  • design methodology