A high-performance VLSI architecture for variable block size motion estimation.

Hsin-Chou Chi Han-Sheng Liu Hsi-Che Tseng

Published in: GCCE (2014)

Keyphrases

vlsi architecture
low complexity
vlsi implementation
low power
real time
high speed
three dimensional
low cost
video sequences
motion estimation
image compression
parallel architecture