Login / Signup

Zero-latency datapath error correction framework for over-clocking DSP applications on FPGAs.

Rui Policarpo DuarteChristos-Savvas Bouganis
Published in: ReConFig (2014)
Keyphrases
  • error correction
  • data hiding
  • video sequences
  • sensor networks
  • computer simulation
  • error analysis
  • error correcting
  • error detection and correction