A Single Parity-Check Digit for One Trit Error Detection in Ternary Communication Systems: Gate-Level and Transistor-Level Designs.
Reza Faghih MirzaeeMahya Sam DaliriKeivan NaviNader BagherzadehPublished in: J. Multiple Valued Log. Soft Comput. (2017)