Login / Signup

Design and implementation of high-performance master/slave memory controller with microcontroller bus architecture.

Shashisekhar RamagundamSunil R. DasScott MortonSatyendra N. BiswasVoicu GrozaMansour H. AssafEmil M. Petriu
Published in: I2MTC (2014)
Keyphrases