Login / Signup
model for short-channel polygonal enclosed-layout transistors.
Paula López
Johann Hauer
Beatriz Blanco-Filgueira
Diego Cabello
Published in:
Int. J. Circuit Theory Appl. (2009)
Keyphrases
</>
formal model
high level
mathematical model
computational model
layout design
statistical model
theoretical framework
theoretical analysis
parameter estimation
cost function
multiscale
decision trees
experimental data
conceptual model
search engine
prediction model
real time