Login / Signup
Scalable and Memory-Efficient Spin Locks for Embedded Tile-Based Many-Core Architectures.
Shinichi Awamoto
Hiroyuki Chishiro
Shinpei Kato
Published in:
ISORC (2018)
Keyphrases
</>
memory efficient
external memory
iterative deepening
multiple sequence alignment
embedded systems
integral image
real time embedded
lightweight
concurrency control