Sign in
Design of tunnel FET architectures for low power application using improved Chimp optimizer algorithm.
Sabitabrata Bhattacharya
Suman Lata Tripathi
Vikram Kumar Kamboj
Published in:
Eng. Comput. (2023)
Keyphrases
</>
high density
low power
vlsi architecture
high speed
optimization algorithm
single pass
computational complexity
low cost
digital signal processing
real time
image processing algorithms
single chip
cmos technology
vlsi implementation