Clock tree synthesis with pre-bond testability for 3D stacked IC designs.

Tak-Yung Kim Taewhan Kim

Published in: DAC (2010)

Keyphrases

xml data
tree structure
design space exploration
high speed
index structure
program synthesis
b tree
tree models
neural network
data structure
hierarchical structure
power consumption
r tree
texture synthesis
spanning tree
tree structures