Login / Signup
Improving Network-on-Chip-based Turbo Decoder Architectures.
Maurizio Martina
Guido Masera
Published in:
J. Signal Process. Syst. (2013)
Keyphrases
</>
network on chip
turbo codes
motion estimation
routing algorithm
response time
low complexity
error concealment
interconnection networks
network simulator