Login / Signup
Speed and area tradeoffs in cluster-based FPGA architectures.
Alexander Marquardt
Vaughn Betz
Jonathan Rose
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2000)
Keyphrases
</>
high speed
real time
signal processing
field programmable gate array
genetic algorithm
hardware implementation
real time image processing
database
databases
data mining
information retrieval
artificial intelligence
processing speed
neural architectures
verilog hdl