• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A 40nm Analog-Input ADC-Free Compute-in-Memory RRAM Macro with Pulse-Width Modulation between Sub-arrays.

Hongwu JiangWantong LiShanshi HuangShimeng Yu
Published in: VLSI Technology and Circuits (2022)
Keyphrases
  • pulse width modulation
  • analog to digital converter
  • single phase
  • induction motor
  • neural network
  • decision making
  • infrared
  • steady state
  • simulation model
  • sigma delta