Improving the DRAM Access Efficiency for Matrix Multiplication on Multicore Accelerators.

Sheng Ma Yang Guo Shenggang Chen Libo Huang Zhiying Wang

Published in: DATE (2019)

Keyphrases

matrix multiplication
image sequences
message passing
distributed memory
image processing
bayesian networks
pairwise
computer systems
parallel processing
highly efficient
shared memory
single chip