Automatic layout generator for embedded FPGA cores.

Chaofan Yu Lingli Wang Xuegong Zhou

Published in: ASICON (2011)

Keyphrases

real time
semi automatic
data sets
high speed
data driven
image processing
hardware implementation
multi core processors
neural network
fully automatic
embedded systems
fpga implementation