C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Design of a Fault Tolerant Multistage Interconnection Network with Parallel Duplicated Switches.
Naotake Kamiura
Takashi Kodera
Nobuyuki Matsui
Published in:
DFT (2000)
Keyphrases
</>
interconnection networks
fault tolerant
multistage
fault tolerance
distributed systems
parallel algorithm
routing algorithm
safety critical
stochastic programming
fault isolation
message passing
load balancing
parallel computers
dynamic programming
data streams
lot sizing
fine grained
single stage
optimal policy