Login / Signup

Design of fast digit-serial adders using SFQ logic circuits.

Heejoung ParkYuki YamanashiNobuyuki YoshikawaMasamitsu TanakaAkira Fujimaki
Published in: IEICE Electron. Express (2009)
Keyphrases
  • logic circuits
  • functional decomposition
  • gate array
  • real time
  • low power
  • logic synthesis
  • user interface
  • low cost
  • design methodology
  • circuit design
  • programmable logic