Login / Signup

A 3-D Packaging Technology with Highly-Parallel Memory/Logic Interconnect.

Yoichiro KuritaKoji SoejimaKatsumi KikuchiMasatake TakahashiMasamoto TagoMasahiro KoikeKoujirou ShibuyaShintaro YamamichiMasaya Kawano
Published in: IEICE Trans. Electron. (2009)
Keyphrases
  • highly parallel
  • high speed
  • efficient implementation
  • multicore processors
  • parallel architectures
  • data processing
  • computing systems
  • single pass
  • single chip
  • general purpose
  • software development
  • parallel programming