A 3-D Packaging Technology with Highly-Parallel Memory/Logic Interconnect.
Yoichiro KuritaKoji SoejimaKatsumi KikuchiMasatake TakahashiMasamoto TagoMasahiro KoikeKoujirou ShibuyaShintaro YamamichiMasaya KawanoPublished in: IEICE Trans. Electron. (2009)