FPGA Implementation of the Generalized Delayed Signal Cancelation - Phase Locked Loop Method for Detecting Harmonic Sequence Components in Three-Phase Signals.
Paulo Sérgio B. do NascimentoHelber E. P. de SouzaFrancisco A. S. NevesLeonardo R. LimongiPublished in: IEEE Trans. Ind. Electron. (2013)