Login / Signup
A 55-mW 300MS/s 8-bit CMOS Parallel Pipeline ADC.
Manas Kumar Hati
Tarun Kanti Bhattacharyya
Published in:
VLSI Design (2012)
Keyphrases
</>
analog to digital converter
power consumption
power supply
hd video
random access memory
low power
parallel processing
high speed
parallel architecture
analog vlsi
high definition
low cost
bit parallel
distributed memory
video transmission
parallel programming
computer architecture
real time