Packet Efficient Implementation of the Omega Failure Detector.

Quentin Bramas Dianne Foreback Mikhail Nesterenko Sébastien Tixeuil

Published in: Theory Comput. Syst. (2019)

Keyphrases

efficient implementation
active set
hardware implementation
packet loss
highly parallel
efficient processing
failure rate
packet transmission
data representation
parallel architectures