Login / Signup
Single event double node upset tolerance in MOS/spintronic sequential and combinational logic circuits.
Ramin Rajaei
Published in:
Microelectron. Reliab. (2017)
Keyphrases
</>
logic circuits
low power
event detection
logic synthesis
power consumption
functional decomposition
image processing
data model