Login / Signup
An uncalibrated 2MHz, 6mW, 63.5dB SNDR discrete-time input VCO-based ΔΣ ADC.
Joseph Hamilton
Shouli Yan
T. R. Viswanathan
Published in:
CICC (2012)
Keyphrases
</>
high speed
power consumption
image sequences
input data
high frequency
power supply
low power
fundamental matrix