Login / Signup

Hardware Design of a FPGA-Based Synchronizer for Hiperlan/2.

Ma José CanetFelip VicedoVicenc Almenar-TerreJavier Valls-CoquillatEduardo R. de Lima
Published in: FPL (2004)
Keyphrases