A Gb/s one-fourth-rate CMOS CDR circuit without external reference clock.

Sitt Tontisirin Reinhard Tielert

Published in: ISCAS (2006)

Keyphrases

high speed
low power
power consumption
analog vlsi
circuit design
real time
cmos technology
duty cycle
delay insensitive
focal plane
power dissipation
vlsi circuits