Login / Signup

Design of Smart Power-Saving Architecture for Network on Chip.

Trong-Yen LeeChi-Han Huang
Published in: VLSI Design (2014)
Keyphrases
  • power saving
  • network on chip
  • power consumption
  • packet switched
  • real time
  • design methodology
  • power dissipation
  • parallel processing