Login / Signup

A Bitwidth-Aware High-Level Synthesis Algorithm Using Operation Chainings for Tiled-DR Architectures.

Kotaro TeradaMasao YanagisawaNozomu Togawa
Published in: IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2017)
Keyphrases