Login / Signup
Task mapping and mesh topology exploration for an FPGA-based network on chip.
Ke Pang
Virginie Fresse
Suying Yao
Otávio Alcântara de Lima Junior
Published in:
Microprocess. Microsystems (2015)
Keyphrases
</>
network on chip
interconnection networks
routing algorithm
fault tolerant
message passing
packet switched
image processing
multistage
hardware implementation
hardware design
network simulator
multi processor
computer networks
multipath
data transfer