Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier.