Login / Signup

An optimal algorithm for allocation, placement, and delay assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs.

Kyoung-Hwan LimTaewhan Kim
Published in: ASP-DAC (2011)
Keyphrases