Login / Signup

High speed VLSI implementation of a finite field multiplier using redundant representation.

Ashkan Hosseinzadeh NaminKarl LeboeufRoberto MuscedereHuapeng WuMajid Ahmadi
Published in: ECCTD (2009)
Keyphrases
  • vlsi implementation
  • high speed
  • vlsi architecture
  • low power
  • fir filters
  • real time
  • computer vision
  • feature selection
  • support vector
  • image data
  • filter bank