Login / Signup

Bit-Interleaving-Enabled 8T SRAM With Shared Data-Aware Write and Reference-Based Sense Amplifier.

Liang WenXu ChengKeji ZhouShudong TianXiaoyang Zeng
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2016)
Keyphrases