C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells.
Vishesh Dokania
Aminul Islam
Published in:
IET Circuits Devices Syst. (2015)
Keyphrases
</>
metal oxide semiconductor
design process
low cost
logic circuits
integrated circuit
circuit design
power dissipation
electrical power
power system
machine vision
multimedia
high speed
vision system
mathematical morphology
low voltage