Login / Signup
A 12-bit 20-MS/s pipelined ADC with nested digital background calibration.
Xiaoyue Wang
Paul J. Hurst
Stephen H. Lewis
Published in:
CICC (2003)
Keyphrases
</>
analog to digital converter
camera calibration
data flow
foreground objects
sigma delta
hierarchical structure
low cost
image sensor
multiple sclerosis
random access memory