Concurrent Error Detection for Combinational Logic Blocks Implemented with Embedded Memory Blocks of FPGAs.

Andrzej Krasniewski

Published in: DDECS (2008)

Keyphrases

error detection
error correction
memory requirements
embedded systems
dct coefficients
block size
qualitative and quantitative
error recovery
artificial intelligence
multi agent systems
fault tolerance
hardware implementation
data cleansing