Login / Signup

A genetic approach to test application time reduction for full scan and partial scan circuits.

Elizabeth M. RudnickJanak H. Patel
Published in: VLSI Design (1995)
Keyphrases