Login / Signup
Hardware reduction using a 6-connectivity interconnection network over a 4-connectivity VLSI asynchronous array processor.
Valentin Gies
Thierry M. Bernard
Alain Mérigot
Published in:
ISCAS (3) (2005)
Keyphrases
</>
array processor
real time
interconnection networks
signal processing
fine grained
parallel algorithm
computer architecture
scan line