Login / Signup
Reducing leakage in a high-performance deep-submicron instruction cache.
Michael D. Powell
Se-Hyun Yang
Babak Falsafi
Kaushik Roy
T. N. Vijaykumar
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2001)
Keyphrases
</>
memory hierarchy
embedded processors
cache misses
main memory
vlsi circuits
multimedia
prefetching
data access
hit rate
speculative execution
computer assisted instruction
query processing
low power
cooperative learning
computing power
web caching