Login / Signup
A multi-technology-process reticle floorplanner and wafer dicing planner for multi-project wafers.
Chien-Chang Chen
Wai-Kei Mak
Published in:
ASP-DAC (2006)
Keyphrases
</>
case study
data sets
computer systems
semiconductor manufacturing
genetic algorithm
domain specific
integrated circuit
design requirements