Short path padding with multiple-Vt cells for wide-pulsed-latch based circuits at ultra-low voltage.

Yongming Ding Wei Jin Guanghui He Weifeng He

Published in: ASICON (2017)

Keyphrases

low voltage
high speed
cmos technology
power consumption
low power
power management
real time
design considerations
power line
low cost
random access memory