Login / Signup
A Multi-mode Convolution Coprocessor Based on RISC-V Instruction Set Architecture.
Wenqiang Gong
Fang Zhou
Fen Ge
Published in:
ASICON (2023)
Keyphrases
</>
instruction set
instruction set architecture
floating point
application specific
computer architecture
embedded systems
general purpose
image processing
memory access
real time
database