Login / Signup
A DLL based low-phase-noise clock multiplier with offset-tolerant PFD.
Yuwen Wang
Fan Ye
Junyan Ren
Published in:
ASICON (2013)
Keyphrases
</>
hardware implementation
high levels
data sets
genetic algorithm
databases
real world
machine learning
knowledge base
multiscale
expert systems
orders of magnitude
power consumption
interior point methods