High-level synthesis under multi-cycle interconnect delay.

Jinhwan Jeon Daehong Kim Dongwan Shin Kiyoung Choi

Published in: ASP-DAC (2001)

Keyphrases

high level synthesis
parallel architecture
high speed
image analysis
power dissipation
neural network
artificial intelligence
pattern recognition
scheduling problem
online learning
multistage
computing resources