Sign in

An architecture and timing-driven routing algorithm for area-efficient FPGAs with time-multiplexed interconnects.

Hanyu LiuXiaolei ChenYajun Ha
Published in: FPL (2008)
Keyphrases