Login / Signup
An architecture and timing-driven routing algorithm for area-efficient FPGAs with time-multiplexed interconnects.
Hanyu Liu
Xiaolei Chen
Yajun Ha
Published in:
FPL (2008)
Keyphrases
</>
routing algorithm
wireless sensor networks
network routing
energy consumption
routing protocol
real time
data sets
shortest path
interconnection networks
network on chip
multimedia
fault tolerant
network coding
qos routing