Login / Signup
Effect of Clock Duty-Cycle Error on Two-Channel Interleaved ΔΣ DACs.
Ameya Bhide
Amin Ojani
Atila Alvandpour
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2015)
Keyphrases
</>
duty cycle
real time
physical layer
image processing
high speed
wireless communication